Abstract As an add-on device option for the ultra-low power CMOS technology, the double-gated vertical-channel Tunnel Field-Effect Transistors (TFETs) of different source configurations are comparatively studied from the perspectives of fabrication and current drivability. While the Top-Source design where the source of the device is placed on the top of the fin makes the fabrication and source engineering much easier, it is more susceptible to parasitic resistance issue. The Bottom-Source design is difficult to engineer the tunneling barrier and may require a special replacement technique. Examples of the schemes to engineer the tunneling barrier for the Bottom-Source TFET are suggested. A TCAD simulation study on the Bottom-Source devices shows that both the parasitic resistance of source region and the current enhancement mechanism by field coupling need be carefully considered in designing the source.
Introduction
As the CMOS logic technology node goes below 100 nm, the leakage components across junction and gate dielectric have been successfully controlled after the comprehensive study on the MOSFET leakages and static power consumption [1] - [3] . For the further reduction of the power loss by MOSFET leakage current, the subthreshold leakage component is now coming into the spotlight. Since the subthreshold leakage of the conventional MOSFETs in which the injection of carriers occurs through the thermal process is limited by the 60 mV/dec of subthreshold slope, the new devices of other injection mechanisms are being massively explored [4] - [6] . Among these new devices, the Tunnel Field-Effect Transistor (TFET) is an attractive add-on option especially for ultra-low power technology. Recently a double-gated vertical-channel TFET using field-coupling effect was reported to have a potential to perform excellent subthreshold characteristics and on-off ratio in the scaled dimensions below 20 nm, while overcoming the difficulties in scaling related to its source/drain polarity and short-channel effect. However, since the current drivability of the TFET is very sensitive to the design of source region, it requires a careful consideration whether to place the source of the vertical device on the top or at the bottom of the fin. In addition, whether the process of fabrication is easy and compatible to conventional CMOS technology need be considered in the device design.
In this work, we comparatively study two vertical 
(1) Narrow bandgap material : Narrow bandgap material In spite of the difficulty in fabrication, the Bottom-Source design has its unique advantage over Top-Source design in terms of parasitic resistance. This is especially important in current drivability because the drain current under the saturation condition is mainly a function of gate bias with respect to source potential.
Therefore, the Top-Source device where the current path in the source region is narrower and the parasitic resistance is larger tends to drive less current than the Bottom-Source device. We will look more details on this in the next section. Table 1 summarizes the dimensions used in the model devices for TCAD simulation. The design and dimension for the Top-Source device use the same ones used in the previous work [7] . The Bottom-Source design uses the same dimension but only the position of source/drain and n-type region adjacent to source are placed upside-down.
Comparison from Device Perspective
Si recess that determines the distance between the junction and bottom of fin is commonly set to be 5 nm. Figure 3 is the output characteristics of both devices. The figure suggests that a simple change of the channel stack increases the saturation current. To understand the physics behind this, the change of output characteristics is investigated while changing the Si recess and distance between the junction and the source electrode as in Figure   4 . As the distance between the junction and the electrode gets larger, the saturation current decreases due to the increased parasitic resistance near the source region as we expected. However, as the distance decreases to zero, the current deceases also. The distribution of electric field and tunneling rate near the tunneling region in Figure 5 shows that loss of current drivability in the case of small distance. In the 1 nm-recess design, the electric field coupling appears to be weaker than in the 4 nm-recess design. This is because the bottom of fin is so close to the junction that the electric field from the both gates smears out of the body region to weaken the coupling effect.
Conclusion
In this study, we examined how the device characteristics and fabrication of the double gated ultra-thin-body vertical TFETs would change with the location of source. While the Top-Source design is preferable in terms of fabrication, the narrow source region is prone to cause the parasitic resistance problem.
Although the Bottom-Source design needs complicated fabrication scheme, it can be designed to have smaller parasitic series resistance. In this case, the distance between the junction and fin bottom need be carefully chosen not to degrade the field-coupling effect and current drivability. 
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